
Multilayer structures consisting of Si/SiO2 are used in 3rd generation solar cells. Quantum confinement in the Si layers is used to tune the effective band gap to the desired size enabling an absorption of UV light while minimizing relaxation losses at the same time. The transmission electron micrograph clearly shows that continuous layers of Si and SiO2 with thicknesses down to 3nm can be grown.
Read More…

Tunnel FETs (TFET) with a superior switching behavior have been intensively investigated in recent years since they allow realizing energy efficient logic circuits. Optimization of the device performance is studied both experimentally as well as with simulations at our institute. The image shows the local density of states in a TFET enabling a high tunneling current to flow from source to the channel. .
Read More…

The surface of solar cells is usually textured in order to suppress specular reflection of incident light yielding a significantly improved light to electricity conversion efficiency. The image shows a scanning electron micrograph of a typical texturing of a crystalline silicon solar cell.
Read More…

Patterning semiconductors into nanostructures allows tailoring the electronic and mechanical properties of the material. Our institute operates a clean room facility for the fabrication and characterization of a large variety of different nanostructures based on different semiconducting materials.
Read More…

July 11, 2012
Within the priority program "Fuels Produced Regeneratively Through Light-Driven Water Splitting: Clarification of the Elemental Processes Involved and Prospects for Implementation in Technological Concepts" (SPP 1613) the DFG has granted the project “A Monolithic All-Silicon Multi-Junction … Read More...

May 23, 2012
In this work we report for the first time on successful direct contacting of high sheet resistance emitter at 100 Ohm/sq by emitter profile manipulation. The formation of lightly doped emitter via POCl3 diffusion was investigated and optimized by the variation of temperature, time and gas … Read More...
Institute of Semiconductor Electronics /
Institut für Halbleitertechnik (IHT)
Disclaimer · Webmaster · Sitemap · Log in

